Reusing cached schedules in an out-of-order processor with in-order issue logic.