Login / Signup

GF(q) LDPC decoder design for FPGA implementation.

Wojciech SulekMarcin KucharczykGrzegorz Dziwoki
Published in: CCNC (2013)
Keyphrases
  • fpga implementation
  • hardware implementation
  • multiscale
  • image analysis
  • general purpose
  • graph cuts
  • field programmable gate array