Login / Signup
A Low Power 0.6V Filter-less AD-PLL with a Fast Locking Algorithm in the Subthreshold Region.
Roberto Andrino Robles
Tomochika Harada
Published in:
ISPACS (2021)
Keyphrases
</>
low power
low cost
computational complexity
high speed
power consumption
hardware implementation