Login / Signup

Instruction Set Architecture (ISA) for Processing-in-Memory DNN Accelerators.

Xiaoming Chen
Published in: CoRR (2023)
Keyphrases
  • instruction set architecture
  • instruction set
  • data processing
  • real time
  • floating point
  • artificial intelligence
  • memory requirements
  • random access
  • direct memory access