A Power-Efficient Architecture for On-Chip Reservoir Computing.

Stijn Sackesyn Chonghuai Ma Andrew Katumba Joni Dambre Peter Bienstman

Published in: ICANN (Workshop) (2019)

Keyphrases

resource manager
reservoir computing
high speed
recurrent neural networks
learning algorithm
management system
low cost
highly efficient
vlsi implementation
chip design