Login / Signup

Timing-aware clock gating of pulsed-latch circuits for low power design.

Zong-Han YangTsung-Yi Ho
Published in: VLSI-DAT (2013)
Keyphrases