Login / Signup

Technique for Increasing the Output Impedance of CMOS Regulated Cascode Circuits.

Mohamed Ben-EsmaelMary MathewBryan L. HartKhaled Hayatleh
Published in: J. Circuits Syst. Comput. (2016)
Keyphrases
  • analog vlsi
  • delay insensitive
  • high speed
  • circuit design
  • vlsi circuits
  • cmos technology
  • low cost
  • floating gate
  • real time
  • data sets
  • power consumption
  • low power
  • focal plane
  • low voltage
  • mixed signal
  • chip design