Login / Signup
A CMOS High-Speed Nine-Stage Programmable Counter.
Ko-Chi Kuo
Feng-Ji Wu
Published in:
IMECS (2006)
Keyphrases
</>
high speed
low power
single chip
low cost
real time
high speed networks
frame rate
general purpose
focal plane
data mining
learning stage
multiple stages
floating gate
social networks
image sensor
signal processor