Login / Signup
Power and Area Efficient Design of Network-on-Chip Router through Utilization of Idle Buffers.
Khalid Latif
Tiberiu Seceleanu
Hannu Tenhunen
Published in:
ECBS (2010)
Keyphrases
</>
network on chip
power dissipation
design process
efficient implementation
packet switched
power consumption
real time
end to end