• search
    search
  • reviewers
    reviewers
  • feeds
    feeds
  • assignments
    assignments
  • settings
  • logout

FASE: FPGA Acceleration of Secure Function Evaluation.

Siam U. HussainFarinaz Koushanfar
Published in: FCCM (2019)
Keyphrases
  • hardware implementation
  • evaluation criteria
  • high speed
  • signal processing
  • field programmable gate array
  • neural network
  • low cost
  • evaluation method