FASE: FPGA Acceleration of Secure Function Evaluation.

Siam U. Hussain Farinaz Koushanfar

Published in: FCCM (2019)

Keyphrases

hardware implementation
evaluation criteria
high speed
signal processing
field programmable gate array
neural network
low cost
evaluation method