• search
    search
  • reviewers
    reviewers
  • feeds
    feeds
  • assignments
    assignments
  • settings
  • logout

Early timing estimation for system-level design using FPGAs (abstract only).

Hugo A. AndradeArkadeb GhosalRhishikesh LimayeSadia MalikNewton PetersenKaushik RavindranTrung N. TranGuoqiang WangGuang Yang
Published in: FPGA (2012)
Keyphrases
  • higher level
  • information systems
  • database
  • design process
  • engineering design
  • design methodology
  • databases
  • case study
  • multi agent
  • user interface
  • evolutionary algorithm
  • low cost
  • parameter estimation
  • hardware design