Login / Signup

Realizable reduction of RLC circuits using node elimination.

Masud H. ChowdhuryChirayu S. AminYehea I. IsmailChandramouli V. KashyapByron Krauter
Published in: ISCAS (3) (2003)
Keyphrases
  • high speed
  • directed graph
  • delay insensitive
  • artificial intelligence
  • power reduction
  • website
  • case study
  • lower bound
  • expert systems
  • infrared
  • graph structure
  • reduction method
  • circuit design
  • shift register