Login / Signup

Secure Model Checkers for Network-on-Chip (NoC) Architectures.

Travis BoratenDominic DiTomasoAvinash Karanth Kodi
Published in: ACM Great Lakes Symposium on VLSI (2016)
Keyphrases
  • probabilistic model
  • simulation model
  • graphical models
  • simulation environment
  • network on chip