A 5-bit 1.5 GS/s ADC using reduced comparator architecture.

Saloni Manish Goswami B. R. Singh

Published in: IDT (2013)

Keyphrases

analog to digital converter
real time
management system
software architecture
data sets
artificial intelligence
data model
image quality
data flow
distributed architecture
sigma delta