Login / Signup

Modeling and Analysis of Bus Contention for Hardware Accelerators in FPGA SoCs.

Francesco RestucciaMarco PaganiAlessandro BiondiMauro MarinoniGiorgio C. Buttazzo
Published in: ECRTS (2020)
Keyphrases
  • image analysis
  • evolutionary algorithm
  • high speed
  • signal processing
  • data mining
  • artificial intelligence
  • social networks
  • information systems
  • low cost
  • statistical modeling