Login / Signup
Automatic Verification of Mixed-Level Logic Circuits.
F. Keith Hanna
Published in:
FMCAD (1998)
Keyphrases
</>
logic circuits
low power
functional decomposition
logic synthesis
gate array
image analysis
graph cuts
parallel processing