Low-area boundary BIST architecture for mesh-like network-on-chip.

Jaan Raik Vineeth Govind

Published in: DDECS (2012)

Keyphrases

network on chip
routing algorithm
multi processor
packet switched
network simulator
interconnection networks
routing protocol
message passing
hardware implementation
data transfer