Login / Signup
Equivalence Checking in Embedded Systems Design Verification using PRES+ model
Soumyadip Bandyopadhyay
Published in:
CoRR (2010)
Keyphrases
</>
embedded systems
conceptual model
case study
high level
building blocks
computing power
embedded software
verification method
artificial intelligence
life cycle
safety critical
resource limited
hw sw