of 22.7 dBm, and PAE of 35.5% in 65-nm Bulk CMOS.
Alireza AsoodehHossein Miri LavasaniMengye CaiShahriar MirabbasiPublished in: IEEE J. Solid State Circuits (2021)
Keyphrases
- cmos technology
- silicon on insulator
- metal oxide semiconductor
- nm technology
- low power
- power consumption
- low cost
- high speed
- analog vlsi
- low voltage
- circuit design
- image sensor
- power supply
- delay insensitive
- integrated circuit
- data structure
- ibm power processor
- database
- hardware and software
- three dimensional
- vlsi circuits
- cmos image sensor
- e learning
- artificial intelligence
- databases