Login / Signup
High speed efficient FPGA implementation of pipelined AES S-Box.
Soufiane Oukili
Seddik Bri
A. V. Senthil Kumar
Published in:
CIST (2016)
Keyphrases
</>
s box
high speed
fpga implementation
advanced encryption standard
real time
hardware implementation
chaotic map
block cipher
image processing
lightweight
software systems
control strategy