Login / Signup
A low jitter 0.3-165 MHz CMOS PLL frequency synthesizer for 3 V/5 V operation.
Howard C. Yang
Lance K. Lee
Ramon S. Co
Published in:
IEEE J. Solid State Circuits (1997)
Keyphrases
</>
high speed
cmos technology
low power
low cost
nm technology
real time
high levels
image processing
charge coupled devices
data sets
neural network
circuit design
single chip
vlsi circuits