Login / Signup

A 5.4-Gb/s Clock and Data Recovery Circuit Using Seamless Loop Transition Scheme With Minimal Phase Noise Degradation.

Won-Young LeeLee-Sup Kim
Published in: IEEE Trans. Circuits Syst. I Regul. Pap. (2012)
Keyphrases