Login / Signup
Design of a Reconfigurable Chaos Gate with Enhanced Functionality Space in 65nm CMOS.
Aysha S. Shanta
Md. Badruddoja Majumder
Md Sakib Hasan
Mesbah Uddin
Garrett S. Rose
Published in:
MWSCAS (2018)
Keyphrases
</>
cmos technology
nm technology
metal oxide semiconductor
user interface
design process
low power
design space
engineering design
design principles
single chip
circuit design
neural network
power consumption
low cost
control system
search space
case study