Automatic synthesis of clock gating logic with controlled netlist perturbation.