Login / Signup

A simulation tool for the analysis and verification of the steady state of circuit designs.

Hans Georg BrachtendorfGünther WelschRainer Laur
Published in: Int. J. Circuit Theory Appl. (1995)
Keyphrases