Login / Signup
Modelling and simulation of off-chip communication architectures for high-speed packet processors.
Jacob Engel
Daniel Lacks
Taskin Koçak
Published in:
J. Syst. Softw. (2006)
Keyphrases
</>
high speed
low power
multithreading
high speed networks
frame rate
real time
interconnection networks
parallel algorithm
switched networks
low cost
content addressable memory
communication networks
parallel processing
parallel computers
communication systems
signal processor
parallel computing