Login / Signup
Buffered Clock Tree Synthesis with Non-Zero Clock Skew Scheduling for Increased Tolerance to Process Parameter Variations.
José Luis Neves
Eby G. Friedman
Published in:
J. VLSI Signal Process. (1997)
Keyphrases
</>
high speed
power consumption
information systems
scheduling problem
process model
tree structure
decision making
image sequences
r tree