Login / Signup

Efficient 4-input LUTs FPGA implementation of combinatorial multiplier over canonical base GF(16).

Valeri F. Tomashau
Published in: FPT (2002)
Keyphrases
  • fpga implementation
  • hardware implementation
  • information systems
  • data analysis
  • higher order
  • efficient implementation
  • floating point