Login / Signup

Toward More Efficient DPA-Resistant AES Hardware Architecture Based on Threshold Implementation.

Rei UenoNaofumi HommaTakafumi Aoki
Published in: COSADE (2017)
Keyphrases
  • hardware architecture
  • hardware implementation
  • hardware architectures
  • efficient implementation
  • field programmable gate array
  • image processing
  • processing elements