Login / Signup
FPGA Implementation of Programmable Pulse Mode Neural Network with on Chip Learning for signature application.
Mohamed Krid
Alima Damak Masmoudi
Dorra Sellami Masmoudi
Published in:
ICECS (2006)
Keyphrases
</>
neural network
reinforcement learning
fpga implementation
learning algorithm
low cost
learning process
neural nets
image segmentation
scheduling problem
general purpose