Login / Signup
Design of sEMG-based clench force estimator in FPGA using artificial neural networks.
Sheikh Shanawaz Mostafa
Md. Abdul Awal
Mohiuddin Ahmad
Fernando Morgado Dias
Published in:
Neural Comput. Appl. (2020)
Keyphrases
</>
using artificial neural networks
case study
high speed
building blocks
hardware design
neural network
least squares
design principles
real time
user interface
maximum likelihood
data acquisition
neural network model
hardware implementation
field programmable gate array
verilog hdl