Login / Signup
Hardware-efficient Residual Networks for FPGAs.
Olivia Weng
Alireza Khodamoradi
Ryan Kastner
Published in:
CoRR (2021)
Keyphrases
</>
parallel architectures
low cost
hardware and software
field programmable gate array
real time
embedded systems
hardware software
image processing
computationally expensive
hardware design
neural network
lightweight
high bandwidth
reconfigurable hardware