Login / Signup

An Optimization-Based Reconfigurable Design for a 6-Bit 11-MHz Parallel Pipeline ADC with Double-Sampling S&H.

Wilmar Carvajal OssaWilhelmus A. M. Van Noije
Published in: Int. J. Reconfigurable Comput. (2012)
Keyphrases