Login / Signup
A Novel Half-Rate Dual-Response Phase Detector Implementation for a 25-28.3 Gb/s Clock and Data Recovery Circuit.
Bortecene Terlemez
Burak Dundar
Published in:
ICECS (2018)
Keyphrases
</>
small number
training examples
high speed
data sets
database
data analysis
original data
missing data
privacy preserving
synthetic data
high dimensional data
data collection
input data
high quality
image sequences
web pages
real time