Login / Signup

A Novel Half-Rate Dual-Response Phase Detector Implementation for a 25-28.3 Gb/s Clock and Data Recovery Circuit.

Bortecene TerlemezBurak Dundar
Published in: ICECS (2018)
Keyphrases