Login / Signup

RISC-V based Fully-Parallel SRAM Computing-in-Memory Accelerator with High Hardware Utilization and Data Reuse Rate.

Haoxiang ZhouHaiqiao HongDingbang LiuHang LiuYu XiaKai LiJun LiuShaobo LuoWei MaoHao Yu
Published in: AICAS (2023)
Keyphrases