Login / Signup
RISC-V based Fully-Parallel SRAM Computing-in-Memory Accelerator with High Hardware Utilization and Data Reuse Rate.
Haoxiang Zhou
Haiqiao Hong
Dingbang Liu
Hang Liu
Yu Xia
Kai Li
Jun Liu
Shaobo Luo
Wei Mao
Hao Yu
Published in:
AICAS (2023)
Keyphrases
</>
data sets
data processing
computing power
data collection
memory bandwidth
computer systems
application specific
data analysis
parallel implementation
computational power
parallel programming
operating system
data acquisition
memory requirements
massively parallel
data structure
database