An architecture for high instruction level parallelism.

Siamak Arya Howard Sachs Sreeram Duvvuru

Published in: HICSS (1) (1995)

Keyphrases

level parallelism
memory bandwidth
instruction set
multi core processors
parallel processing
real time
general purpose