A multi-level parallelism architecture.

Theo Ungerer Eberhard Zehendner

Published in: SIGARCH Comput. Archit. News (1991)

Keyphrases

level parallelism
instruction set
multi core processors
real time
memory bandwidth
parallel processing
hardware implementation