Platzierverfahren zur effizienten Nutzung der lokalen Verdrahtungsressourcen hierarchischer FPGA-Architekturen.
Valerij MatrosePublished in: MBMV (2008)
Keyphrases
- field programmable gate array
- high speed
- hardware implementation
- real time
- real time image processing
- hardware design
- signal processing
- hardware architecture
- verilog hdl
- low cost
- artificial intelligence
- data acquisition
- fpga implementation
- hardware architectures
- fpga hardware
- general purpose
- pattern recognition
- multiscale
- website
- gate array