C
search
search
reviewers
reviewers
feeds
feeds
assignments
assignments
settings
logout
Design and FPGA implementation of a high-speed transposed Farrow structure for arbitrary resampling in digital receivers.
Emanuele Pagani
Nico Corsinovi
Matteo Bertolucci
Luca Fanucci
Published in:
PRIME (2023)
Keyphrases
</>
fpga implementation
high speed
hardware implementation
user interface
case study
circuit design
neural network
image processing
image analysis
distributed systems
design process
parallel processing
embedded systems