Login / Signup

A circuit technology for a self-refresh 16 Mb DRAM with less than 0.5 μA/MB data-retention current.

Hiroyuki YamauchiTom IwataAkito UnoMasanori FukumotoTsutomu Fujita
Published in: IEEE J. Solid State Circuits (1995)
Keyphrases