Login / Signup
Minimizing clock domain crossing in Network on Chip interconnect.
Parag Kulkarni
Puneet Gupta
Rudy Beraha
Published in:
ISQED (2014)
Keyphrases
</>
high speed
network on chip
routing algorithm
interconnection networks
real time
data flow