A medium-grained reconfigurable architecture targeting high-level synthesis implementation.

Jason Gorski Darrin M. Hanna

Published in: MWSCAS (2017)

Keyphrases

high level synthesis
reconfigurable architecture
systolic array
parallel architecture
hardware implementation
fine grained
design space exploration
pattern recognition