A parallel architecture for recursive least square identification.

K. Hashimoto H. Kimura

Published in: ICASSP (1986)

Keyphrases

parallel architecture
recursive least squares
hardware implementation
parallel processing
high level synthesis
systolic array
shared memory
neuro fuzzy
parallel implementation
machine learning
distributed memory
computer vision
image processing
pattern recognition
higher order
markov random field