Login / Signup
Loop scheduling with memory access reduction subject to register constraints for DSP applications.
Yi Wang
Zhiping Jia
Renhai Chen
Meng Wang
Duo Liu
Zili Shao
Published in:
Softw. Pract. Exp. (2014)
Keyphrases
</>
memory access
scheduling problem
signal processing
data access
management system
response time
shared memory
high volume