Login / Signup
MetaWire: Using FPGA configuration circuitry to emulate a network-on-chip.
Matthew Shelburne
Cameron D. Patterson
Peter Athanas
Mark Jones
Brian S. Martin
Ryan Fong
Published in:
IET Comput. Digit. Tech. (2010)
Keyphrases
</>
network on chip
routing algorithm
network simulator
multi processor
data transfer
power dissipation
hardware implementation
high speed
single chip
interconnection networks
real time
response time
low cost
shortest path
network traffic
random access