Towards an efficient intellectual property protection in dynamically reconfigurable FPGAs.

Published in: EST (2017)

Keyphrases