Login / Signup

Design and FPGA-based multi-channel, low phase-jitter ADPLL for audio data converter.

Noura Ben AmeurNouri MasmoudiMourad Loulou
Published in: NEWCAS (2013)
Keyphrases
  • multi channel
  • single channel
  • phase locked loop
  • user interface
  • user friendly
  • mixed signal
  • low cost
  • hardware implementation
  • bit rate
  • packet loss
  • single phase
  • channel assignment