C
search
search
reviewers
reviewers
feeds
feeds
assignments
assignments
settings
logout
A Delay Model of Multiple-Valued Logic Circuits Consisting of Min, Max, and Literal Operations.
Noboru Takagi
Published in:
IEICE Trans. Inf. Syst. (2010)
Keyphrases
</>
min max
pattern recognition
recurrent neural networks
multiple valued