• search
    search
  • reviewers
    reviewers
  • feeds
    feeds
  • assignments
    assignments
  • settings
  • logout

Technology optimised fixed-point bit-parallel multiplier for LUT-based FPGAs.

Burhan KhurshidRoohie Naaz Mir
Published in: Int. J. High Perform. Syst. Archit. (2016)
Keyphrases