Mapping interleaving laws to parallel turbo decoder architectures.

Alberto Tarable Sergio Benedetto

Published in: IEEE Commun. Lett. (2004)

Keyphrases

turbo codes
parallel processing
low complexity
error concealment
parallel architectures
shared memory
computer architecture
distributed video coding
multi core processors
neural network
image quality
vector quantization
parallel implementation
video codec